



PCIe® 3.0: 8.0 GT/s Digital Retimer

Dave Brown
Principal Architect
IDT



Disclaimer

Presentation Disclaimer: All opinions, judgments, recommendations, etc. that are presented herein are the opinions of the presenter of the material and do not necessarily reflect the opinions of the PCI-SIG®.

Rationale

- As data rates increase the need for good signal conditioning increases
- Two methods of active signal conditioning are considered
 - ✓ Analog Repeater
 - ✓ Digital Retimer

Agenda

- Review of PCIe® 1.x & 2.x
- Review of PCIe 3.0
- PCIe 3.0 Repeater
- PCIe 3.0 Retimer

PCIe 1.x & 2.x


PCIe 1.x/2.x Requirements

- 2.5/5.0 GT/s
- 8b10b coding
- Tx (Selectable) de-emphasis
 - ✓ -3.5 db 2.5 GT/s
 - ✓ -3.5/-6 db 5.0 GT/s
- Rx
 - ✓ Continuous Time Linear Equalizer (CTLE)
 - ✓ No adaptive Rx equalization
- EI detect
- Rx detect

PCIe 1.x/2.x Repeater (Typical)

- Analog only data path
 - ✓ Low latency
 - ✓ Not protocol aware
- No Clock and data recovery (CDR)
 - ✓ Removes some data dependant jitter (DDJ)
 - ✓ Does not remove random jitter (RJ)
- Rx
 - ✓ Continuous Time Linear Equalizer (CTLE)
 - ✓ Pin strap/EEPROM programmable boost, DC Gain, etc
 - ✓ EI detect circuit
- Tx FIR
 - ✓ de-emphasis only
 - ✓ Pin strap/EEPROM Programmable de-emphasis of -3.5 db to -6 db
 - ✓ Fixed delay (no recovered clock) at 200ps for de-emphasis
 - ✓ Rx detect circuit
 - ✓ Squelch on EI detect

Repeater Block Diagram



PCIe 3.0

PCIe 3.0 Requirements

- 8.0 GT/s
- Data scrambling + 2 bits of framing
 - ✓ 128B130B
- Tx
 - ✓ 10 presets OR coefficient matrix
 - ✓ Preshoot and de-emphasis
- Rx
 - ✓ CTLE
 - ✓ DFE
- EQ procedure

PCIe 3.0; Tx FIR





Figure 4-41: Tx Equalization FIR Representation

PCIe 3.0; Tx FIR



De-emphasis = $20\log_{10} V_b/V_a$

Preshoot = $20\log_{10} V_c/V_b$

Boost = $20\log_{10} V_d/V_b$

A-0813

Figure 4-42: Definition of Tx Voltage Levels and Equalization Ratios

PCIe 3.0; Coefficient Matrix

Min Reduced Swing Limit

PS	DE	C ₊₁									
	BOOST	0/24	1/24	2/24	3/24	4/24	5/24	6/24	7/24	8/24	
C ₋₁	0/24	0.0 0.0 0.0	0.0 -0.8 0.8	0.0 -1.6 1.6	0.0 -2.5 2.5	0.0 -3.5 3.5	0.0 -4.7 4.7	0.0 -6.0 6.0	0.0 -7.6 7.6	0.0 -9.5 9.5	
	1/24	0.8 0.0 0.8	0.8 -0.8 1.6	0.9 -1.7 2.5	1.0 -2.8 3.5	1.2 -3.9 4.7	1.3 -5.3 6.0	1.6 -6.8 7.6	1.9 -8.8 9.5		
	2/24	1.6 0.0 1.6	1.7 -0.9 2.5	1.9 -1.9 3.5	2.2 -3.1 4.7	2.5 -4.4 6.0	2.9 -6.0 7.6	3.5 -8.0 9.5			
	3/24	2.5 0.0 2.5	2.8 -1.0 3.5	3.1 -2.2 4.7	3.5 -3.5 6.0	4.1 -5.1 7.6	4.9 -7.0 9.5				
	4/24	3.5 0.0 3.5	3.9 -1.2 4.7	4.4 -2.5 6.0	5.1 -4.1 7.6	6.0 -6.0 9.5					
	5/24	4.7 0.0 4.7	5.3 -1.3 6.0	6.0 -2.9 7.6	7.0 -4.9 9.5						
	6/24	6.0 0.0 6.0	6.8 -1.6 7.6	8.0 -3.5 9.5							


Full Swing Limit or
Max Reduced Swing Limit

De-emphasis
only

Figure 4-45: TxEQ Coefficient Space Triangular Matrix Example

A-0816


PCIe 3.0; Rx CTLE



A-0829

Figure 4-69: Loss Curves for Behavioral CTLE

PCIe 3.0 Rx DFE



$$y_k = x_k - d_1 \text{sgn}(y_{k-1})$$

y_k = DFE summer differential output voltage.

y_k^* = decision function output voltage. $|y_k^*| = 1$

x_k = DFE differential input voltage


d_1 = feedback coefficient

k = sample index in UI

A-0830

Figure 4-70: Equation and Flow Diagram for 1-tap DFE

Native EQ Procedure




PCIe 3.0 Repeater

PCIe 3.0 Repeater Challenges

- No inferred EI
 - ✓ False EI detect
 - ✓ Not protocol aware, EIOS, SKP ordered set, FC update, etc.
- Rx
 - ✓ No recovered clock for DFE
 - ✓ Reference receiver has DFE
- Tx
 - ✓ No recovered clock for 3 stage FIR
 - ✓ Coefficients change as function of data rate
- EQ procedure

PCIe 3.0 Repeater Phase 2




- The DSC's Tx requests affect the USC Tx, not the Repeater Tx
- Each segment requires adjustment of Tx and Rx to optimize BER
- Same issue for phase 3
- Similar issue for phase 0

PCIe 3.0 Digital Retimer


Retimer Features (Typical)

- Physical Layer aware
 - ✓ Terminate Phase 2/3 EQ procedure
 - ✓ Inferred EI, etc
- Transparent to DL and TL Layers
 - ✓ Low Latency
- Tx
 - ✓ 3 stage FIR, full coefficient matrix support
 - ✓ Generate compliance pattern
- Rx
 - ✓ CDR
 - ✓ 4 tap DFE
 - ✓ CTLE
 - ✓ On die scope
 - ✓ DDJ & RJ


Retimer Diagram (Typical)



Protocol View



Retimer EQ Procedure



Clock Compensation

- Retimers receive a 100MHz REFCLK
 - ✓ Common or non common
 - ✓ If SSCLK is used, must be common clock
- Non common REFCLKs must be +/- 300ppm
 - ✓ SSCLK +0/-5000 ppm
- CLK compensation is achieved by add/delete of SKP symbols in PCS
- Each lane is independent, however the add/delete must be coordinated across all lanes of the link


Lane Deskew

- The output skew is specified as 500ps (+ a few UI) in 3.0 base spec
- Due to clock uncertainty in SERDES/PCS lane deskew must be performed by a Retimer
 - ✓ Repeaters do not perform deskew, and must be considered in overall skew budget

Repeater Vs Retimer

Repeater

- Lowest latency
- Lowest power



Retimer

- Support for phase 0/1/2/3
- Better Tx
 - ✓ Full coefficient matrix
- Better Rx
 - ✓ CTLE + DFE
 - ✓ CDR, resets DDJ, and RJ
- Analog + digital EI detect
- Possible Debug Features
 - ✓ On die scope
 - ✓ Error detection
 - ✓ Loopbacks, PRBS

Thank you for attending the
PCI-SIG Developers Conference 2012

For more information please go to
www.pcisig.com