Mail Index
[Prev Page][Next Page]
- RST# Timing ECN
- From: "Scott Eichman" <seichman@simpact.com>
- Re: Bus bridge
- From: "John R Pierce" <pierce@hogranch.com>
- Re: Bus bridge
- From: "Amir Zinaty"<amiz@ilccm1.iil.intel.com>
- Bus bridge
- From: "Andrew.Holt" <Andrew.Holt@UK.Sun.COM>
- =?EUC-KR?Q?(=C0=E7=C0=FC=BC=DB)_questions_for_PCI_Bus_V2.1?=
- From: oneyjs@samsung.co.kr
- questions for PCI Bus V2.1
- From: oneyjs@samsung.co.kr
- subscribe
- From: Tony Goodfellow <tg@gsi-inc.com>
- Re: Junk Mail
- From: "Rick Collins, reDSP" <redsp@writeme.com>
- Re: Junk Mail
- From: Alan Deikman <Alan.Deikman@znyx.com>
- Junk Mail
- From: brians@Aureal.com (Brian Sassone)
- PCI read bursts from CPU
- From: "Peter Henn, PD-PT-HW, -264" <Peter.Henn@ITK.DE>
- Re: [Fwd: PCI Reset Question]
- From: Boaz Shahar <boaz@msil.sps.mot.com>
- PCI Reset Question
- From: scaramouche@VNET.IBM.COM
- Give Your CAD Drawings a Hand Sketched Look!
- From: Insight Development Corporation <insight@img-direct.net>
- Re: snooping PCLK???
- From: Charles Burnett <burnett@col.hp.com>
- RE: [Fwd: PCI Reset Question]
- From: Garnett Hamilton <ghamilton@CHRYSALIS-ITS.com>
- snooping PCLK???
- From: Greg Loxtercamp <gregl@ncube.com>
- Re: ECN review is tough.
- From: Richard Baek <rbaekvtm@teleport.com>
- Where is PCI BIOS programming info?
- From: kevinh@ridgecrest.ca.us (Kevin Hise)
- DEC PCI/PCI Bridge (21152) - Memory Read Multiple Problem
- From: Gabe Fitch <GFITCH@BARRSYS.COM>
- ECN review is tough.
- From: "T.Nakamura" <takashi_nakamura@yokogawa.co.jp>
- Re: PCI Clock speed.
- From: "John R Pierce" <pierce@hogranch.com>
- PCI Clock speed.
- From: Dominick Cafarelli <dcafarel@bestweb.net>
- Unidentified subject!
- From: "Khanh Hoang Le" <khl@ccrl.nj.nec.com>
- Length of short card (mechanical dimensions)
- From: David See <davids@research.canon.com.au>
- Bid On Line!
- Re: Help on MWI rule
- From: Joe Cowan <jpc@hpmckee.fc.hp.com>
- Help on MWI rule
- From: Tai Phan <phan@Iphase.COM>
- RE: help
- From: Alan Deikman <alan@znyx.com>
- Re: Adress/Data Stepping
- From: "T.Nakamura" <takashi_nakamura@yokogawa.co.jp>
- help
- From: Dennis Sipe <dennissipe@oscsystems.com>
- Re: Adress/Data Stepping
- From: Kai Harrekilde-Petersen <khp@dolphinics.no>
- Re: SoftCopy of PCI spec
- From: aperkalskite@ndc.co.il
- SoftCopy of PCI spec
- From: "Alon Drory (USA)" <alon.drory@iteusa.com>
- Adress/Data Stepping
- From: brians@Aureal.com (Brian Sassone)
- RE: Re[2]: PCI Signal Loading
- From: Andrew Ingraham <Andrew.Ingraham@digital.com>
- Burst cicle
- From: Daniele Pinto <t076054@spv28.ing.uniroma1.it>
- PCI brackets dont fit in chassis
- From: MarkYoung@tx.slr.com
- PCI Burst Performance
- From: Gary Stein <gstein@sntc.com>
- PCI power management
- From: jyshiuan <jyshiuan@sis.com.tw>
- PCI Signal loading
- From: scaramouche@vnet.IBM.COM
- Re[2]: PCI Signal Loading
- From: "Kim Olsen" <kolsen@acdnj.itt.com>
- RE: PCI Signal Loading
- From: Andrew Ingraham <Andrew.Ingraham@digital.com>
- RE: PCI Signal Loading
- From: "B. P. Lame'" <blame@prolog.com>
- PCI Compliance Workshop #13
- From: Richard Baek <rbaekvtm@teleport.com>
- RE: Experience about the setting of MIN_GNT and MAX_LAT?
- From: "B. P. Lame'" <blame@prolog.com>
- RE: BIOS versions?
- From: "B. P. Lame'" <blame@prolog.com>
- Re: Component-free area
- From: 471034N@knotes.kodak.com
- Component-free area
- From: "Rolf V. Oestergaard" <rvo@cocom.dk>
- Port I/O Resource Problem in Pentium II Machines
- From: Eric Chan <chan@sdi.sharpwa.com>
- Re: Experience about the setting of MIN_GNT and MAX_LAT?
- From: brians@Aureal.com (Brian Sassone)
- BIOS versions?
- From: Peter Kalbus <peteka@pep-kaufbeuren.de>
- DEC bridge 21554 or 21553
- From: Klaus Greithanner <klaugr@pep-kaufbeuren.de>
- Experience about the setting of MIN_GNT and MAX_LAT?
- From: "Uwe Huebner" <uh@msc-ge.com>
- Re: PCI Signal Loading
- From: Jasper Balraj <jasper@wipinfo.soft.net>
- PCI Signal Loading
- From: "Scott Eichman" <seichman@simpact.com>
- Chipset problem
- From: craig.conway@natinst.com
- Re: subscribe
- From: pci-sig-request@znyx.com
- You have been removed from the list
- From: pci-sig-request@znyx.com
- RE: Subsystem IDs and their meaning
- From: "Kimmery, Clifford (FL51)" <kimmery@space.honeywell.com>
- PCI Slot Requirements
- From: Cobra <edc@kaiwan.com>
- RE: Subsystem IDs and their meaning
- From: Dan Mick <dan.mick@West.Sun.COM>
- RE: Subsystem IDs and their meaning
- From: "Kimmery, Clifford (FL51)" <kimmery@space.honeywell.com>
- Re: Subsystem IDs and their meaning
- From: Dan Mick <dan.mick@West.Sun.COM>
- Re: Subsystem IDs and their meaning
- From: Steve Kappes <steve@iphase.com>
- subscribe
- From: Yip Mann Fai <cwcyipmf@leonis.nus.sg>
- REQ64# and RST# question
- From: Boaz Shahar <boaz@msil.sps.mot.com>
- mhonarc test
- From: PCI Special Interest Group <pcisig@user1.teleport.com>
- reflector test
- From: PCI Special Interest Group <pcisig@user1.teleport.com>
- RE: Compact PCI connections
- From: "B. P. Lame'" <blame@prolog.com>
- RE: VPD ECN
- From: Jeff Dahlin <JDahlin@appiangraphics.com>
- Strongly recommend you read VPD ECR ASAP
- From: Paul Kalapathy <paulk@chromatic.com>
- Re: 440FX PCI CHIPSET performance
- From: Graeme Gill <graeme@digideas.com.au>
- Re: 440FX PCI CHIPSET performance
- From: Bruce Young <youngbru@pionet.net>
- VPD ECN
- From: Bruce Young <youngbru@pionet.net>
- RE: 440FX PCI CHIPSET performance
- From: Graeme Gill <graeme@digideas.com.au>
- PMC Vio
- From: Ivor Bowden <ivor@peritek.com>
- Re: 440FX PCI CHIPSET performance
- From: Dave New <den@aisinc.com>
- Electrical State of bus signals during D3cold/B3
- From: Jeff Lee <jlee@atlanta.nsc.com>
- Re[2]: 440FX PCI CHIPSET performance
- From: "Kim Olsen" <kolsen@nfsrv.avionics.itt.com>
- Re: 440FX PCI CHIPSET performance
- From: Dave New <den@aisinc.com>
- Re: 440FX PCI CHIPSET performance
- From: Graeme Gill <graeme@digideas.com.au>
- Re: Compact PCI connections
- From: Don Meyers <meyers@idt.com>
- FW: Desperately seeking a PCI to IDE Controller
- From: "B. P. Lame'" <blame@prolog.com>
- About PCI add-on card tech source
- From: simon@eurekatech.com (Simon Lau)
- PCI Video Inlay via PC'97 Compliant device.
- From: Richard Rooney <richard.rooney@mentec.ie>
- About PCI add-on card tech source
- From: "Mike Chen" <mikec@ms13.hinet.net>
- Data corruption.
- From: Rafi Boneh <rafib@gilat.com>
- RE: Vendor ID
- From: Ali Najafi - Azfin <alinajafi@hqexchg.aztech.com.sg>
- PCI to PCI Bridge Specs
- From: "Mr.Joy Chandra" <joychandra@hotmail.com>
- Desperately seeking a PCI to IDE Controller
- From: Conrad Joseph de Witte <dewitte@engin.umich.edu>
- Vendor ID
- From: "Keith Palmer"<Keith.Palmer@npbsmtp1.nb.rockwell.com>
- Re[2]: BIOS interrupt configuration
- From: Brad W Hosler <Brad_W_Hosler@ccm.jf.intel.com>
- re: D1/2 PM States
- From: Brian Belmont <a0192894@decmail.itg.ti.com>
- RE: BIOS interrupt configuration
- From: "Taylor, Mike" <mike@buntypost.dundee.ncr.com>
- RE: BIOS interrupt configuration
- From: "James, Don" <DonJ@XGATE.COMPAQ.com>
- BIOS interrupt configuration
- From: ABIVEN Anne <ABIVEN@crf.canon.fr>
- FW: PCI/ISA riser card
- From: "Taylor, Mike" <mike@buntypost.dundee.ncr.com>
- PCI/ISA riser card
- From: YoelL@vcon-nt.vcon.co.il (Yoel lavian)
- PMC Board assembly
- From: "John A. Harding" <harding@isl.hrl.hac.com>
- D1/2 PM States
- From: Leonid Smolyansky <leonid@msil.sps.mot.com>
- PCI
- From: "Alexander Sheinberg" <shae@addcomp.moldova.su>
- Looking for a surface mounted PCI Connector
- From: Francois.Lepinette@sagem.fr (Francois Lepinette)
- Re: Reading BAR0 under WindowsNT
- From: Alan Deikman <alan@znyx.com>
- Re: Reading BAR0 under WindowsNT
- From: Dave New <den@aisinc.com>
- Reading BAR0 under WindowsNT
- From: Paul Slade <PaulS@primary-image.com>
- PCI Uarts
- From: Alistair Jackson <alistair@oxsemi.com>
- Question on PCI SPEC
- From: Hiroki Kihara <kihara@cell.semicon.sony.co.jp>
- Re: Unidentified subject!
- From: "david" <david@innosys.com>
- PCI Question
- PCI Short Card
- From: Keith Kraver <kkraver@engin.umich.edu>
- Unidentified subject!
- From: Simon Prasad <Simon.Prasad@aculab.com>
- HP Bus Exercisers
- From: "Mara Cramp" <mara_cramp@qmail.newbridge.com>
- Re: Memory prefetch
- From: Dave New <den@aisinc.com>
- wait-states limit on i960RP
- From: Noam Efrati <noam@genie.terra.co.il>
- DOS4GW address conflict
- From: Tobias Stumber <Tobias.Stumber@fr.bosch.de>
- Re: Memory prefetch
- From: Bruce Young <youngbru@pionet.net>
- Re: PCI hot swap through bridge
- From: wen-king@myri.com (Wen-King Su)
- Re: Memory prefetch
- From: Kevin.Normoyle@Eng.Sun.COM (Kevin Normoyle)
- PCI hot swap through bridge
- From: Brad and Renea Ree <rbree@mindspring.com>
- Re: Memory prefetch
- From: Jochen Roth <jochen%electra.znyx.com@netcom.com>
- Re: Memory prefetch
- From: Dave New <den@aisinc.com>
- RE: How to make Burst on PCI bus?
- From: "McDonald, Ed" <mcd@xgate.columbiasc.ncr.com>
- How to make Burst on PCI bus?
- From: ckim@winky.etri.re.kr (Kim Chan)
- Re: Memory prefetch
- From: NCI GmbH <nci@genias.de>
- PCI bus simulation/modelling
- From: Alistair Jackson <alistair@oxsemi.com>
- Re: Memory prefetch
- From: Stuart Milton <stuartm@precisionimages.com>
- PCI support for Power PC
- From: Ilan Reingold <ilan_r@gate.radnet.co.il>
- Looking for 64-bit PCI boards
- From: Alan Deikman <alan@znyx.com>
- PCI Local Bus Version 2.2
- From: Warren Questo <Warren_Questo@ccm.fm.intel.com>
- PCI class codes
- From: Scott Thibault <Scott.Thibault@irisa.fr>
- Re: Memory prefetch
- From: Stuart Milton <stuartm@precisionimages.com>
- Re: Memory prefetch
- From: Stuart Milton <stuartm@precisionimages.com>
- Memory prefetch
- From: Stuart Milton <stuartm@precisionimages.com>
- RE: SubVendorID, take 2
- From: Pierre-Yves Santerre <pierreys@MICROSOFT.com>
- Galileo PCI products
- From: Ilan Reingold <ilan_r@gate.radnet.co.il>
- RE: SubVendorID, take 2
- From: Eric Rehm <eric@equator.com>
- PCI Drivers
- From: "Mara Cramp" <mara_cramp@qmail.newbridge.com>
- Need technical information about PCI bus
- From: Javier Nicolas Sanchez <jsanchez@nt.com.ar>
- SubVendorID, take 2
- From: Pierre-Yves Santerre <pierreys@MICROSOFT.com>
- PCI 66 MHZ
- From: subbarao@rd.smos.com (Arumilli Subbarao 12/08/95)
- Question on PCI Video card
- From: Pablo AGHEMO <paghemo@ctinet.com.ar>
- Re: PCI and Altera's FPGA
- From: Havard Torring <ht@neo.no>
- Re: Seeking Intel i960RP opinions/experiences
- From: Alan Deikman <alan@znyx.com>
- Re: PMC and mezzanine cards
- From: Ivor Bowden <ivor@peritek.com>
- AMCC S5933
- From: "H. Horstink" <horstink@best.ms.philips.com>
- Windows NT Config Space utility
- From: Robin Alexander <robin@zso.dec.com>
- Re: PLX 9050
- From: "chefren" <chefren@pi.net>
- More questions about Intel I960RP
- From: Irv Negrin <IDN@nms.com>
- How to order PCI specification?
- From: vitja@goblin.kvin.riga.lv (Victor A. Elitchev)
- PMC and mezzanine cards -Reply
- From: Irv Negrin <IDN@nms.com>
- PLX 9050
- From: Gabe Fitch <gfitch@barrsys.com>
- PMC and mezzanine cards
- From: Clayton Cameron <ccameron@TimeStep.com>
- Seeking Intel i960RP opinions/experiences
- From: Adam Barnes <amb@transtech.co.uk>
- Re: PCI and Altera's FPGA
- From: Havard Torring <ht@neo.no>
- AMCC PCI Developer Kit
- From: "John A. Harding" <harding@isl.hrl.hac.com>
- Altera PCI I/F Implemenations
- Re[2]: Auxiliary power support for PCI
- From: Gary Solomon <Gary_Solomon@ccm.jf.intel.com>
- PCI and Altera's FPGA
- From: Pablo AGHEMO <paghemo@ctinet.com.ar>
- RE: Auxiliary power support for PCI
- From: Tony Goodfellow <tonygd@earthlink.net>
- Archiving reflector traffic
- From: Richard Baek <rbaekvtm@teleport.com>
- PCI prototyping boards
- From: "John A. Harding" <harding@isl.hrl.hac.com>
- RE: Auxiliary power support
- From: Tony Goodfellow <tonygd@earthlink.net>
- A software question
- From: suguna@aztech.com.sg
- PME# enabled motherboard update
- From: Alan Yee <alany@Aureal.com>
- Re: Series Termination
- From: "Bender, Bernhard" <br@elsa.de>
- Series Termination
- From: Brian Hunter <bhunter@srtc.com>
- PCI Hot-Plug Specification Draft 0.9 available
- From: Alan Deikman <alan@electra.znyx.com>
- Bounce messages when you post
- From: Alan Deikman <alan@electra.znyx.com>
- RE: Strange failure with PLX9060ES
- From: David Griffin <daveg@highwater.co.uk>
- Delayed transactions and LOCK#
- From: Thomas Dippon <thomasd@hpbidrd.bbn.hp.com>
- RE: Strange failure with PLX9060ES
- From: Adam Barnes <amb@transtech.co.uk>
- Strange failure with PLX9060ES
- From: David Griffin <daveg@highwater.co.uk>
- Re: Development Tools
- From: David Griffin <daveg@highwater.co.uk>
- Re: Development Tools
- From: CSimpson@corp.adaptec.com
- Re: Development Tools
- From: Jim Holeman <holeman@austx.tandem.com>
- Re: Development Tools
- From: "John R Pierce" <pierce@hogranch.com>
- re: HP / Future Plus
- From: CSimpson@corp.adaptec.com
- Development Tools
- From: "Buck, Arnie" <abuck@analogic.com>
- Re: Flexible or right angle test connector?
- From: efy@ccrl.nj.nec.com (Eldar F. Yuzbashev)
- Re: 3v3 signaling, noise margin and universal card.
- From: Andy Ingraham <ingraham@wrksys.ENET.dec.com>
- Flexible or right angle test connector?
- From: Alan Yee <alany@Aureal.com>
- FW: PCI Vendor and Device List
- From: Jeff Dahlin <JDahlin@appiantech.com>
- Vendor IDs
- From: "Thomas Schutt" <Thomas_Schutt@splashtech.com>
- Device/Vendor IDs
- From: davilla@4pi.com (Scott D. Davilla)
- update: bare backplane
- From: John.Lipsius@Eng.Sun.COM (John Lipsius)
- S-MOS/Epson Adds Intellectual Property of USB Cores from NetChip
- From: "Normal Carpenter" <norman_carpenter@hotmail.com>
- Re: PCI 2.2
- From: png@woof.net (Peter N. Glaskowsky)
- PCI 2.2
- From: Alan Deikman <alan@electra.znyx.com>
- Re: PCI Bus Add on card
- From: rwalter@Auspex.Com (Richard Walter)
- re: <none>
- From: YVazir@corp.adaptec.com
- PCI Bus Add on card
- From: Inside Technology <inside@inet.uni-c.dk>
- Transaction ordering
- From: pavel.peleska@oen.siemens.de
- PCI chipset Arbiter info
- From: "David Kemper" <davidk@voicenet.com>
- PCI Proto Board
- From: Giridaran Amarakone <gamarakone@medialight.com>
- RE: Auxiliary power support
- From: "B. P. Lame'" <blame@prolog.com>
- Re: SCSI Controller Question
- From: Drew Eckhardt <drew@PoohSticks.ORG>
- RE: PME# enabled motherboards?
- From: Alan Yee <alany@Aureal.com>
- Re: SCSI Controller Question
- From: Cobra <edc@kaiwan.com>
- SCSI Controller Question
- From: Cobra <edc@kaiwan.com>
Mail converted by MHonArc 2.5.2