[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: state machine 2.0:some thoughts




IRDY# does not have to be asserted immediately even for single data phase. The FRMAE#
needs to be continued till initiator is ready for /with data.

Thanks,
Tripathi.

> From pci-sig-request@znyx.com  Sat Aug 10 14:52:44 1996
> Resent-From: pci-sig-request@znyx.com
> Resent-Date: Sat, 10 Aug 1996 23:48:46 +0200 (DST)
> From: tw38966@is1.bfu.vub.ac.be (Rafiki Kim Hofmans)
> Subject: state machine 2.0:some thoughts
> Date: Sat, 10 Aug 1996 23:48:46 +0200 (DST)
> X-Mailer: ELM [version 2.4 PL23c]
> Content-Type> : > text> 
> Content-Length: 833
> Resent-Message-Id: <"dlVFz3.0.471.eFG3o"@dart>
> X-Mailing-List: <pci-sig@znyx.com> archive/latest/3441
> X-Loop: pci-sig@znyx.com
> Resent-Sender: pci-sig-request@znyx.com
> To: Mailing List Recipients <pci-sig-request@znyx.com>
> 
> On page 131 of the book "PCI system architecture" :
> 
> "the initiator doesn't have to assert IRDY immedately upon entering a data
> phase"
> 
> Does this also count for a single data phase ?
> Because the book also says: 
> 
> 	"The initiator asserts IRDY# to indicate that it is ready to
> receive the first data item from the target ... if this were the final
> data phase, the initiator would assert IRDY# and deassert FRAME#.."
> 
> According to the state machine on page 175 of the specs 2.0,
> it looks like IRDY# has to be asserted immediately upon entering a SINGLE
> data phase 
> 
> ->	state = b_busy
> 	goto b_busy if (not FRAME# OR not IRDY#) AND not(hit) 
> 	goto s_data if (not FRAME# OR not IRDY#) AND hit....
> 
> So, can I assume that for a single data phase, IRDY# must be asserted
> IMMEDIATELY upon entering the data phase ??
> 
> Thanks in advance !
> 
> Kim 
> 
ø