[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: Re[2]: Wakeup from a PCI device
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: Re: Re[2]: Wakeup from a PCI device
- From: Bruce Young <Bruce_Young@ccm.jf.intel.com>
- Date: Wed, 14 Aug 96 15:30:00 PDT
- Resent-Date: Wed, 14 Aug 96 15:30:00 PDT
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"aMFMw2.0.HY3.FHb4o"@dart>
- Resent-Sender: pci-sig-request@znyx.com
---------------------------- Forwarded with Changes ---------------------------
From: pci-sig-request@znyx.com at SMTPGATE
Date: 8/14/96 2:08PM
*To: pci-sig-request@znyx.com at SMTPGATE
Subject: Re: Re[2]: Wakeup from a PCI device
-------------------------------------------------------------------------------
Which reserved pin to use has not been decided (I don't really care!). Ownership
of the signals defined on the PCI connector belongs to the protocol working
group and the actual definition of which pins are used belongs to the electrical
working group. This will all be dealt with in the official ECR process.
I agree that hardware PM based on activity monitoring will not go away
overnight. All I have said is that the PCI PM Working Group's Goals are to
define the infrastructure required to enable OS directed PM. The wakeup function
that we are defining will be useable by either the OS or by APM/SMM software,
however.
-Bruce Young
Bruce,
I agree with the need for power management support accross the PCI
connector. However, I think that need might also extend to activity
monitoring. I'm somewhat skeptical about OS-based power management
occurring overnight. If it takes a number of years before OS-based
power management becomes pervasive (in all OS's and in all systems
in use, not just shipping), then hardware activity monitoring over
the PCI connectory can be a valuable adjunct to the hardware-based
activity monitoring that is already occuring on the motherboard.
From previous communications, it sounds like a specific reserved
pin is being targetted. Can that pin number be disclosed at this
time? I believe that there are other ECRs in progress that would
also redefine reserved pins. Can those pin numbers also be disclosed?
Thanks,
Frank
Frank Story frank.story@tempe.vlsi.com
VLSI Technology 602-752-6098
Computing Products Group
. L 9