[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
RE: PCI to PCI Bridge with 2 independant clocks
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: RE: PCI to PCI Bridge with 2 independant clocks
- From: Jim Ulrich <jimu@pathlight.com>
- Date: Tue, 27 Aug 1996 10:56:33 -0400
- Resent-Date: Tue, 27 Aug 1996 10:56:33 -0400
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"mmvmv.0.3z.clm8o"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Oops, my mistake. It's those lines in the data sheets that say that
the secondary clock outputs of the DEC bridge chips CAN (not must) be
connected to the s-clock input. Those little differences in semantics
can trip you up!
Jim Ulrich
jimu@pathlight.com
ΠH 5