[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
PCI interrupt request and PC platform
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: PCI interrupt request and PC platform
- From: Ali Najafi <alinajafi@aztech.com.sg>
- Date: Fri, 30 Aug 1996 18:16:04 +0800
- Resent-Date: Fri, 30 Aug 1996 18:16:04 +0800
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"S3klN2.0.nD4.d8i9o"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Hi all,
Sorry if this has already been discussed in this mailing list. On PC
platform, how are interrupt service routines activated and what requirements
should they satisfy to be able to be a PCI interrupt service routine? I have
a rough image of this thing which follows: The PCI interrupt pins are first
routed by a system resource to a PC interrupt line. The PCI interrupt pins
that are all routed to the same PC interrupt line are chained together and
when that interrupt line is asserted, the ISR's in the chain are activated
one after another to see if the interrupt was meant for them. Is this correct?
Any info/comments on this is appreciated.
Thanks,
Ali Najafi
------------------------------------------------------------------
| >>>>>>>>>>>>>>>>>>>>>>>> NEW ADDRESS <<<<<<<<<<<<<<<<<<<<<<<< |
| >>>>>>>>>>>>>>>> Phone, Fax, email unchanged <<<<<<<<<<<<<<<< |
| Ali Najafi Tel: (65) 747 9855 |
| Azfin Semiconductors Pte. Ltd. Fax: (65) 747 9655 |
| 31 UBI Road 1 |
| Singapore 408694 email: alinajafi@aztech.com.sg |
------------------------------------------------------------------
° ä Ò