[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
PCI address and ad[1:0]
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: PCI address and ad[1:0]
- From: \dart.znyx.com@RNS.COM (Larry Gerald)
- Date: Tue, 17 Sep 1996 17:07:53 -0700
- Cc: canderson@RNS.COM
- Resent-Date: Tue, 17 Sep 1996 17:07:53 -0700
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"iOB3e3.0._R3.bspFo"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Hi,
We have a PCI adapter which does both master and target functions.
PCI 2.1 section 3.2.2 regarding Addressing (page 27) talks about devices which
claim four bytes are required to decode AD[1:0]. Then later on that same
page says "Only a standard expansion bridge (a bridge which does subtractive
decoding) is except from terminating a cycle with Target-Abort ---.
PCI 2.0 page 25, last paragraph says that all devices are required to check
AD[1:0].
What is recommended?
ÿ