[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: PCI DRAM Controller
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: Re: PCI DRAM Controller
- From: Mitch Kahn <mitch@demoworks.com>
- Date: Mon, 30 Sep 1996 22:15:52 -0700
- Cc: pci-sig@znyx.com
- Resent-Date: Mon, 30 Sep 1996 22:15:52 -0700
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"ilpAh3.0.dT.EgAKo"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Why SDRAM? With a 33MHz bus speed on PCI, EDO should be
more than adequate...and downright cheap these days.
Would there be any need for PnP support in such a part?
At 10:59 PM 9/28/96 -5, you wrote:
>Mitch Kahn <mitch@demoworks.com> asked
>> Do you think the market would like a plain PCI DRAM controller?
>
>Depends on your definition of plain. I'd like a cheap PCI SDRAM
>controller. It would synthesize a 2x PCI clock to run the controller
>and SDRAMs at 66 MHz. It would support 16 Mbit SDRAMs in at
>least the 2 x 512k x 16 and the 2 x 1M x 8 configurations. Others
>might also like support for the 2 x 2M x 4 version. It would forgo
>bells and whistles in order to sell for $15.
>
>Those PCI bridge vendors who expect the thermally useable i960RP
>(1997?) to impact their bread and butter parts, might consider the above.
>
>Philip Decker
>Sarasota, Florida
>
Mitch Kahn
================================
This is my personal account, but
I do represent Galileo Technology.
mak@galileoT.com (read daily)
mitch@demoworks.com (read weekly)
K ì Ü