[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

PCI-DMA

To: Mailing List Recipients <pci-sig-request@znyx.com>
Subject: PCI-DMA
From: Nalan Thamma P <nalant@ncore.soft.net>
Date: Thu, 24 Oct 1996 20:29:17 +0100
Cc: Mailing List Recipients <pci-sig-request@znyx.com>, mahesha@ncore.soft.net, Mailing List Recipients <pci-sig@znyx.com>, suguna@aztech.com.sg, vanlok@aztech.com.sg, ganesanv@american.megatrends.com
In-Reply-To: <6589.846161897@world.std.com>
Resent-Date: Thu, 24 Oct 1996 20:29:17 +0100
Resent-From: pci-sig-request@znyx.com
Resent-Message-Id: <"qH2SR3.0.wL6.KVtRo"@dart>
Resent-Sender: pci-sig-request@znyx.com



Hi Everyone,

Will you please explain me the following, I am not getting how and what 
exactly the PCI-DMA is implemented in a system ?. I need your help. 

What is a PCI-Distributed DMA Master, and its slave, How the BIOS
identifies the DMA device sitting in the PCI bus ?. I went through the 
document, DMA support on the PCIway. Version 6.0. This I downloaded from 
SMC Inc web site. In that, I did not get the explanation about Master 
DMA, Why it has to do 4 I/O read/writes to the DMA channel, I am 
confused. 

Many thanks in advance


Nalan




*************************
Nalan Thamma 
Ncore Technology,
44/45 Leo Complex, 
Residency Road, 
Bangalore India - 560 025
Email: nalant@ncore.soft.net

 
ą¤”

References:
- Re: Live PCI interface in a powered down system
  - From: Jeff Carter <jeffc@world.std.com>

Prev by Date: RE: PCI-DMA
Next by Date: Proposition 211. The Initiative That Would Kill Silicon (fwd)
Prev by thread: Re: Live PCI interface in a powered down system
Next by thread: RE: Live PCI interface in a powered down system
Index(es):
- Date
- Thread