[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
bad PCI cycles
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: bad PCI cycles
- From: Vrover@aol.com
- Date: Mon, 16 Dec 1996 19:46:22 -0500
- Resent-Date: Mon, 16 Dec 1996 19:46:22 -0500
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"v-MLk2.0.tJ7.f3Vjo"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Hi,
We are trying to track down a PCI bus crash and have found what appears to be
an illegal PCI bus state.
With our logic analyzer, we have seen a condition where FRAME and IRDY are
asserted for one cycle each. This would be fine except they are both asserted
for the SAME cycle. This appears to be illegal.
Does anyone know of improper PCI bus behavior by any of the NCR 53C810/25
series controllers or DEC 21x4x ethernet controllers?
Thanks,
Victor Gold
Peritek Corp
email reply: victor@peritek.com
Ÿ 4 #