[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re[2]: PLX 9060SD
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: Re[2]: PLX 9060SD
- From: "Johnson, Ralph" <ralphj@bit3.com>
- Date: Thu, 09 Jan 97 14:47:53 CDT
- Encoding: 18 Text
- Old-Return-Path: ralphj@bit3.com
- Resent-Date: Thu, 09 Jan 97 14:47:53 CDT
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"K7lwB2.0.OS.jDMro"@dart>
- Resent-Sender: pci-sig-request@znyx.com
>1) I thought it was a no-no for the driver SW to reprogram the latency
> register!
>2) Anybody have any experience with Pentium Pro's in this same scenario?
>
> Jim Holeman Tandem Computers, Inc.
> (512) 432-8755 (fax 8247) 14231 Tandem Boulevard
> holeman@austx.tandem.com Austin, Tx 78728-6699
I have observed motherboards that left this register cleared to zeros after
configuration. Subsequent bus master operations by the 'configured' add-in
board resulted in req/gnt/single transfer type bus cycles.
Ralph Johnson
ralphj@bit3.com
Ø