[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Pentium P55C-PCI Bridge
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: Pentium P55C-PCI Bridge
- From: Pavel.Peleska@mch.scn.de
- Date: Wed, 15 Jan 97 14:36:01 GMT (Original MEZ)
- Resent-Date: Wed, 15 Jan 97 14:36:01 GMT (Original MEZ)
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"Y-Anr.0.2W.9BEto"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Hello experts,
we are building a Pentium-to-PCI host bridge for the P55C. We are using
Logic Modeling (LM1200/LMC) with real chip models for the simulation.
Unfortunately we have only a HW-model for the Pentium P60. Does anyone know
if the P55C behaves *exactly* the same on the bus as the P60, from the
logical point of view? Does anyone have a solution for simulating with the
P55C (the main problem is the internal PLL for clock multiplication)?
Any answer appreciated,
Pavel Peleska Tel: ++49-89-722-41253
Siemens AG Fax: ++49-89-722-28502
SN EBG1 Email: Pavel.Peleska@mch.scn.de
Hofmannstr. 51
81359 Munich
Germany
Û