[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
PCI Interrupt Binding
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: PCI Interrupt Binding
- From: Terry Trausch <TTrausch@msmail.radisys.com>
- Date: Fri, 24 Jan 97 15:28:00 PST
- Encoding: 21 TEXT
- Resent-Date: Fri, 24 Jan 97 15:28:00 PST
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"kfjZ62.0.bO5.oNKwo"@dart>
- Resent-Sender: pci-sig-request@znyx.com
In the PCI - PCI bridge spec 1.0, under section 11, I see that there is a
specified way to connect interrupts on the backplane. However, the way it's
presented I can see two ways to route the interrupts on the backplane and be
compatible with this spec. I'm sure I'm just misreading some part of the
spec and was wondering if someone could set me straight.
If you look at it from the standpoint that all the interrupts are fixed on
the device, I could connect INTA# from device 0 (the host -> bridge) to
INTB# of device 1 (the first PCI slot) OR
If you look at it from the standpoint that all the interrupts are fixed on
the connector, I could connect INTA# from device 0 (the host -> PCI bridge)
to INTD# of device 1 (the first PCI slot).
Which standpoint is the correct read? Here a text-based picture would
really be worth a thousand words in the spec.
Terry Trausch
terry.trausch@radisys.com
RadiSys, Inc.
" \ K