[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: Approaches for PCI Overvoltage design using 3.3volt technology
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: Re: Approaches for PCI Overvoltage design using 3.3volt technology
- From: ross@teraflop.com (Ross Harvey)
- Date: Mon, 24 Feb 97 12:19 PST
- Resent-Date: Mon, 24 Feb 97 12:19 PST
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"IJeY92.0.Pt1.JWV4p"@dart>
- Resent-Sender: pci-sig-request@znyx.com
> I was wondering how designers out there are handling this problem...
Actually, the 3.3V PCI chips I have seen have Vclamp pins provided so
that the diodes clamp to the 5 V rail, even if the chip doesn't run off
it internally.
ross@teraflop.com
³ ô ã