[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: PCI PM polarity of PMCSR bit
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: Re: PCI PM polarity of PMCSR bit
- From: Gary Solomon <Gary_Solomon@ccm.jf.intel.com>
- Date: Tue, 11 Mar 97 10:21:00 PST
- Resent-Date: Tue, 11 Mar 97 10:21:00 PST
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"zo74d.0.5O3.fDQ9p"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Text item:
Mark,
The 0.99a spec has a typo for clearing out the PME_Status bit. Good
catch. The correct way to clear this rd/wr-clear bit is to write a "1"
to it. It's been updated in the latest working revision.
Thanks,
Gary Solomon
Platform Architecture Lab - Intel
______________________________ Reply Separator _________________________________
Subject: PCI PM polarity of PMCSR bit
Author: Brad W Hosler at JFCCM7
Date: 3/10/97 1:45 PM
The value written to the PMCSR register required to clear the PME_Status has
inverted between the 0.90 and 0.99a releases of the PCI Power Management Spec.
The PMCSR register, bit 15, PME_Status:
v0.90: Writing a 1 to this bit will clear it
v0.99a: Writing a 0 to this bit will clear it
Why was this changed? Was it a typo?
I believe the 0.90 method is more logical, since PCI already uses the
mechanism of writing a 1 to clear status in the interrupt register: config
space, address 4 (text on bottom of pg 191 in the PCI rev 2.1 spec).
--Mark Pontius
SMC
Text item: External Message Header
The following mail header is for administrative use
and may be ignored unless there are problems.
***IF THERE ARE PROBLEMS SAVE THESE HEADERS***.
To: Mailing List Recipients <pci-sig-request@znyx.com>
Resent-Sender: pci-sig-request@znyx.com
Precedence: list
X-Loop: pci-sig@znyx.com
X-Mailing-List: <pci-sig@znyx.com> archive/latest/4342
Resent-Message-Id: <"DgpAP3.0.bI1.9I69p"@dart>
Subject: PCI PM polarity of PMCSR bit
Message-Id: <9703101943.AA07905@west.smc.com>
From: pontius@west.smc.com (Mark Pontius x4805)
Date: Mon, 10 Mar 97 11:43:30 PST
Resent-Date: Mon, 10 Mar 97 11:43:30 PST
Received: by znyx.com (5.65/1.35)
id AA05328; Mon, 10 Mar 97 11:45:32 -0800
Received: from znyx.com by netcomsv.netcom.com with SMTP (8.6.12/SMI-4.1)
id LAA29863; Mon, 10 Mar 1997 11:44:05 -0800
Received: from netcomsv.netcom.com (uumail4.netcom.com [163.179.3.54]) by mailba
g.jf.intel.com (8.8.5/8.7.3) with SMTP id LAA00483; Mon, 10 Mar 1997 11:49:56 -0
800 (PST)
Resent-From: pci-sig-request@znyx.com
Received: from mailbag.jf.intel.com (mailbag.jf.intel.com [134.134.248.4]) by re
lay.jf.intel.com (8.7.6/8.7.3) with ESMTP id LAA19617; Mon, 10 Mar 1997 11:47:33
-0800 (PST)
Return-Path: pci-sig-request@znyx.com
× H 7