[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: 64-bit bus
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: Re: 64-bit bus
- From: v_chau@emulex.com (Vi Chau)
- Date: Fri, 21 Mar 97 16:11:48 PST
- Resent-Date: Fri, 21 Mar 97 16:11:48 PST
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"FdDdr1.0.k52.mFoCp"@dart>
- Resent-Sender: pci-sig-request@znyx.com
> From pci-sig-request@znyx.com Fri Mar 21 16:04:38 1997
> Resent-From: pci-sig-request@znyx.com
> From: larry@RNS.COM (Larry Gerald)
>
> When using the 64-bit extension for PCI, does the bus master always generate
> DAC cycles, Dual address Cycles when addressing greater than 4GB? And SAC
> Single Address Cycles, when addressing the lower 4GB memory?
>
>
Yes, Section 3.10.1 in PCI spec 2.1 talks about it.
Vi Chau
Emulex Corp.
(714) 513-8132
v_chau@emulex.com
ð d T