[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
64-bit bus
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: 64-bit bus
- From: larry@RNS.COM (Larry Gerald)
- Date: Fri, 21 Mar 1997 15:23:40 -0800
- Resent-Date: Fri, 21 Mar 1997 15:23:40 -0800
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"jTUyL2.0.en1.5YnCp"@dart>
- Resent-Sender: pci-sig-request@znyx.com
When using the 64-bit extension for PCI, does the bus master always generate
DAC cycles, Dual address Cycles when addressing greater than 4GB? And SAC
Single Address Cycles, when addressing the lower 4GB memory?
ñ Œ y