[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
PCI to PCI Dec Bridge specification
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: PCI to PCI Dec Bridge specification
- From: Guy Bonneau <guy.bonneau@Matrox.COM>
- Date: Mon, 07 Apr 1997 17:03:11 -0400
- Resent-Date: Mon, 07 Apr 1997 17:03:11 -0400
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"Mcc_2.0.b2.j5MIp"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Hi,
I am trying to understand the meaning of some control chip bits in the DEC
pci to pci bridge (DECchip 21052) . Unfortunately the meaning of those bits
are unclear to me. The bits are located in a control register of the DEC
bridge. The control register is located at offset 0x40 of the PCI
configuration space. The name of that register is Chip Control/Diagnostic
Control/Burst Limit Counter/serr Disable Register. The bits I am trying to
understand are <3:2> of the Chip Control. The specification say about those
bits:
Request mask timer. Designates the maximum value of the request mask timer,
which is enabled after the 21052 issues a target retry to a master on the
secondary bus.
Default value is 0.
00b-mask timer not used
01b-16 PCI clock cycles
10b-32 PCI clock cycles
11b-64 PCI clock cycles
Unfortunately I do not understand what the specification say but I know
that I have been able to improve the behavior of pci transfers between the
primary and secondary bus when reprogramming those 2 bits to 11b. The
improvement occurs when the CPU trough the host bridge on primary bus is
trying to read registers on a pci device on secondary bus while at the same
time another device on the secondary bus is trying to write through burst
transactions to system memory. The DEC bridge sits between the primary bus
and the secondary bus.
But I do not know why I have improvement because I am baffled by the
meaning of those 2 bits.
Anybody can give me the clue to the meaning of those 2 bits?
Thanks,
Guy Bonneau
______________________________________________________________________
Guy Bonneau,
Senior Software Engineer, Email : Guy.Bonneau@matrox.com
Video Products Group voice : (514) 685-7230 X-2718
Matrox Electronic Systems Ltd fax : (514) 685-7030
WWW : http://www.matrox.com
Head Office : US Mail :
1055 St-Regis, Dorval, Qc Trimex Building, 2330 Route 11
CANADA H9P 2T4 Mooers N.Y. 12958-0219
God be gracious to us and bless us,
And cause His face to shine upon us
That Thy way may be known on the earth,
Thy salvation among all nations.
Psalms 67
_____________________________________________________________________
X F