[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
More questions about Intel I960RP
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: More questions about Intel I960RP
- From: Irv Negrin <IDN@nms.com>
- Date: Tue, 20 May 1997 16:06:13 -0400
- Resent-Date: Tue, 20 May 1997 16:06:13 -0400
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-Id: <"HKCdf2.0.bj3._KWWp"@dart>
- Resent-Sender: pci-sig-request@znyx.com
Hi,
I have a specific question about the 960RP for those who might have
experience with it. The Intel specification does not clearly state the use
of RDYRCV# signal when utilizing the internal memory controller which
has it's own IRDYRCV#. The question is; Is it possible to use RDYRCV#
to insert data wait states and cycle recovery states for Local Bus cycles
that are outside the address range of the internal memory controller. Intel
says it should work "by design" but will not commit to it or has no plans
of putting any apnote writing. I'm look for someone who might have
actually done it and would have knowledge of some of the issues.
Thanks,
Irv Negrin
Eastman Kodak Company
idn@nms.com
Œ ¨ —