[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Demand mode DMA on the 960RP
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: Demand mode DMA on the 960RP
- From: 471034N@knotes.kodak.com
- Date: Wed, 2 Sep 1998 14:40:48 -0400
- Resent-Date: Thu, 3 Sep 1998 05:55:58 -0700
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-ID: <"QibgX.0.cP.V5Pxr"@electra.znyx.com>
- Resent-Sender: pci-sig-request@znyx.com
From: Irv D Negrin
Hello,
I am using the demand mode DMA on channel 0 of the Intel 960RP. The DMA
transfer data length is unknown because it is moving compressed data from
the local bus to host memory through the PCI bus as it's being compressed.
The data length specified in the DMA chain descriptor list is guaranteed
greater than the actual data. When the data is exhausted, the DREQ is
deasserted, stalling the DMA, and an XINT6 interupt is sent to the 960
processor. The DMA byte count is at some interim value in the current
chain and the next discriptor address is not null. Is there anyway to
terminate the DMA and set channel 0 to idle in the XINT6 ISR without
forcing the local bus to complete the current chain (with dummy data) or
generating a bus fault?
Thanks in advance.
Irv Negrin
Eastman Kodak Company
471034N@knotes.kodak.com