[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
querries on PCI
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: querries on PCI
- From: ECIL VLSO DESIGN CENTRE ECIL HYDERABAD <ecilvlsi@hd1.vsnl.net.in>
- Date: Wed, 11 Nov 1998 09:02:58 +0500 (GMT+0500)
- Delivered-To: pcisig@teleport.com
- Resent-Date: Wed, 11 Nov 1998 13:05:39 -0800
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-ID: <"T952L3.0.xu3.QNGIs"@electra.znyx.com>
- Resent-Sender: pci-sig-request@znyx.com
Answers are welcome for the following querries on PCI and general.
Here they go.
1. We are designing a PCI add on board and is being targetted
for 25MHz (33MHz was not achievable due to some reasons), 32 bit.
The user manual for the PC says by changing Dip switch settings,
25MHz can be set. If I do so, can I get the PCI clock 25MHz practically?
We are using the Acer make model 920 V55LA.
We have got another model from Acer, Acerpower 3200T. Can this be
suited for that?
2. What is meant by burst mode in PCI? How many data phases it does
contain? and
max?
3. How to deny the power to the unused CLBs in an FPGA of Xilinx?
Hoping to hear from someone ASAP.
Thanks in advance
Botlaguduru. S
11th Nov 1998
#################################
VLSI DESIGN CENTRE, ECIL
APEL COMPLEX
KUSHAIGUDA, ECIL POST
HYDERABAD-500062, INDIA
Ph: +91-40-712-6908
Fax:+91-40-712-6908 / 0288
e-mail: ecilvlsi@hd1.vsnl.net.in
#################################