[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- To: Mailing List Recipients <firstname.lastname@example.org>
- Subject: Unidentified subject!
- From: "Stephan Rosner" <email@example.com>
- Date: Tue, 27 Jul 1999 04:31:29 +0200
- Delivered-To: pcisig@teleport.COM
- Resent-Date: Mon, 26 Jul 1999 20:02:29 -0700
- Resent-From: firstname.lastname@example.org
- Resent-Message-ID: <"4RT-n.0.PH5.lgHdt"@electra.znyx.com>
- Resent-Sender: email@example.com
I ran into the following question, where I did not find an
answer in the documentation. Therefore, I would appreciate
if somebody could help out.
A PCI device supports the power states D0 and D3hot/cold.
If SW requests D2 or D1 discarding that this is disabled
in the configuration space, a "graceful" response is
asked in the spec. To what value have the power state regs
bit[1:0] in PMCSR to be set?
- D3 or D0 since the device does not support D2/D1
- D1/D2 and the device acts as if it would be in D3
- something else
| _______ |
| \____ | Advanced Stephan Rosner |
| /| | | Micro firstname.lastname@example.org |
| | |___| | Devices Voice: +49 (351) 277 6064 |
| |____/ \| FAX: +49 (351) 277 96064 |