[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
PCI target use od DEVSEL#
- To: Mailing List Recipients <pci-sig-request@znyx.com>
- Subject: PCI target use od DEVSEL#
- From: Kaustabh Duorah <duorah@txc.com>
- Date: Thu, 19 Aug 1999 13:18:05 -0400
- Delivered-To: pcisig@teleport.COM
- Resent-Date: Thu, 19 Aug 1999 11:08:16 -0700
- Resent-From: pci-sig-request@znyx.com
- Resent-Message-ID: <"yIA_Z2.0.PL5.2q3lt"@electra.znyx.com>
- Resent-Sender: pci-sig-request@znyx.com
- Sender: duorah@txc.com
Can a PCI target NOT claim a bus access even if the PCI address is
decoded to its
address space? Or does it NECESSARILY have to claim that transaction.
My motivation is in trying to optimize a burst write transfer to a
target. If the target
cannot accept a specific burst size, not asserting DEVSEL would abort
that cycle
sooner that using a DISCONNECT or target abort.
Thanks
Kaustabh Duorah
begin:vcard
n:Duorah;Kaustabh
tel;work:203-929-8810x249
x-mozilla-html:FALSE
org:Transwitch Corporation;VLSI
adr:;;;;;;
version:2.1
email;internet:duorah@txc.com
title:SMTS
x-mozilla-cpt:;0
fn:Kaustabh Duorah
end:vcard