The PCI spec has a parameter Trst_clk which defines the time between clock valid and reset deassertion. Does card bus have this requirement as well? We have a situation where the card bus controller starts the clock after reset deasserts and this is causing us a problem. Thanks, Bill Zevin