There is no big endian PCI bus. When implemented correctly, AD[7:0] in a 32-bit transfer always carry data whose address mod 4 = 0 whether the bus is implemented in a little endian host or a big endian host. This is evident in that when a big endian processor wants to write a pci configuration register on an interface, it has to swap the bytes first before it write.