[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

DEVSEL# timing in status register



The DEVSEL timing was inadvertantly set to MEDIUM instead of SLOW in
a custom PCI bridge ASIC.

Can anyone tell me what the consequences of this will be?

Thank You
Marco