|
Cypress's Dual Port-PCI
provides a flexible, easy-to-configure interface to a variety of
popular processors, integrating a PCI bridge chip, memory chip and
glue-logic functions in a single-chip solution that reduces system
cost, saves board space, and increases performance. The new chip's
unique architecture leverages Cypress's technological leadership
in multiport memories to meet the needs of high-speed networking
applications such as switches, routers, DSLAMs and cable-modems.
Dual Port-PCI also brings a true dual-ported solution within
reach of more cost-sensitive applications, such as low-end mass
storage and high-end computation.
PCI-DP replaces the
historic DMA/FIFO architecture with a shared memory architecture.
The 128 Kbits of shared memory can be accessed as a target from
either the PCI or local bus. This 128 Kbits can be used as a buffer
for bus master burst reads or writes of any length (up to 128 Kbits
across the PCI bus). The I2O Message Unit provides the FIFOs and
Interrupt Status Registers required to support the I2O protocol.
PCI-DP Features:
- 128 Kbits of dual-ported
memory (4K x32)
- PCI 2.2 bus master/slave
interface (33 MHz / 32 bit wide)
- Configurable interface
to allow seamless interconnect to a variety of processors
(50 MHz)
- Embedded host bridge
capability
- I2O message unit
- 160 pin TQFP package
click
here to view PCI-DP block diagram
Additional
Information:
|
MPC860 Reference
Design Major functions: (full documentation available
on request)
- PCI-DP
- MPC860 PowerQUICC
Processor
- 0.5 MByte Static
RAM; 32-bit data; expandable to 2 MByte
- 1 MByte FLASH Memory;
8-bit data
- 32-pin socket for
JEDEC PROM, up to 128 KByte; 8-bit data
- Local Bus designed
for up to 50 MHz; 32-bit data
- 3.3V board design
|
To receive regular updates
on Cypress products plus a free Cypress Data Book CD-ROM, click
on the literature request
button.
To browse or buy selected
Cypress products, jump to our online store.
|