[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Subtractive on DAC?

Hello,

Does DAC have a subtractive decode phase?  The only evidence I have either
way is the lack of a subtractive decode cycle on Fig 3-23 "64-Bit Dual
Address Read Cycle" (R2.2). Thanks.

Thomas C. Jones
Sr. MTS
PLX Technology
tjones@plxtech.com
408-871-7406