[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE: Multiple Memory Windows for RISC Host Bridges

To: "PCISIG List (E-mail)" <pci-sig@znyx.com>
Subject: RE: Multiple Memory Windows for RISC Host Bridges
From: Lame Brooks-G14738 <brooks.lame@motorola.com>
Date: Tue, 5 Sep 2000 12:01:16 -0700
Cc: "'paresh@slscorp.com'" <paresh@slscorp.com>
Sender: owner-reflector@www.pcisig.com

For flexibility and compatibility in system architecture.  -- BrooksL

> A number of host bridges provide multiple 
> windows/apertures/images into memory
> space and/or IO space (eg. Tundra-Qspan, V3-V360EPC, 
> Intel/DEC-21285, etc ...).
> 
> What are the advantages of using them?  Why not just map 
> everything into one
> memory space for PCI memory transactions and one IO space for 
> PCI IO transactions?
> 
> Thanks,
> 
> Paresh
> 
> 
> 
> 
> ________________________________________________________
>                            1stUp.com - Free the Web
>    Get your free Internet access at http://www.1stUp.com
>

Prev by Date: Is there a host bridge retry counter in the chipset and what is the count limit ?
Next by Date: Question about the initialization of configuration registers
Prev by thread: Multiple Memory Windows for RISC Host Bridges
Next by thread: Can anyone spare 31 AMCC 5920's?
Index(es):
- Date
- Thread