[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

PCI Burst Length Limit

To: pci-sig@znyx.com
Subject: PCI Burst Length Limit
From: olivier.stehlin@wifag.ch
Date: Thu, 7 Sep 2000 15:04:49 +0200
Sender: owner-reflector@www.pcisig.com

Hi

I am doing tests with a prototyping board for the AMCC S5933. When doing
PCI-master-writes (PC -> add-on-card), I noticed that burst length is never
greater than 8 clocks. I have checked the latency timer, the PC-program has
always enough data (same buffer in a loop), the add-on-card reads data
synchronous with the PCI-clock.

What can I do to increase the burst length ?


My configuration:
Dell Optiplex GX1
Pentium II, 350 MHz, 440BX
Phoenix BIOS 07/27/98
WinNT4.0, SP4


O. Stehlin

mailto:olivier.stehlin@wifag.ch

Follow-Ups:
- Re: PCI Burst Length Limit
  - From: "Sushil S.Kamerkar SO/C" <kamerkar@magnum.barc.ernet.in>
- Re: PCI Burst Length Limit
  - From: Neal Palmer <neal@dinigroup.com>

Prev by Date: Re: Question about the initialization of configuration registers
Next by Date: Re: PCI Burst Length Limit
Prev by thread: RE: Question about the initialization of configuration registers
Next by thread: Re: PCI Burst Length Limit
Index(es):
- Date
- Thread