[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: FFs for GNT and REQ
Zipper Thomas wrote:
>
> Hi,
>
> would I violate the PCI Spec when I add flip-flops to GNT and REQ lines of an arbiter?
> (in other words the arbiter sees the REQ signal delayed by one clock and the master requesting the bus sees the GNT signal also delayed by one clock)
I don't see a problem for REQ# (although it may not be nice to
assert request and then not take the bus). Anyway, I assume that an
arbiter would be able to cope with that situation (potentially arising
at the end of a transfer).
It is, however, certainly critical for GNT#. You may only assert FRAME# when
GNT# is
detected asserted - and this may no longer be the case one cycle later.
Therefore I don't think your idea works for GNT#.
Regards,
Stefan
> Thnx & Ciao
>
> Thomas
--
_/ ALCATEL AG Stefan Spaeth
_/_/ Stuttgart ASIC Design
_/ _/
_/ _/ Microelectronics Dept.: VS/EHD
_/ _/ Center Tel. : +49 711 821-43051
_/ _/ Lorenzstr.10 Fax : +49 711 821-45571
_/_/_/_/_/_/_/ D-70435 Stuttgart Email: S.Spaeth@alcatel.de