[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Byte Wide Devices on PCI Bus



I'm looking into designing an embedded motherboard using FPGAs with a PCI
Core.   On the backend of the FPGA there will be some byte-wide memory
devices (i.e., flash, ram) organized as x8 not x32.   Since PCI memory space
is DWORD aligned, will there be any issues addressing byte-wide devices
(i.e., x8 Flash) over the PCI bus?    

I was assuming the FPGA design could encode the byte enables  "C/BE(3:0)"
into the 2 LSB address bits required by the byte-wide memory devices.  Again
the memory devices are organized as x8 not x32.   Is this assumption
correct?  

Thanks