[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Tval test circuits

To: pci-sig@znyx.com
Subject: Tval test circuits
From: Robert Lindsell <robertl@research.canon.com.au>
Date: Thu, 25 Jan 2001 10:09:57 +1100
Cc: pci-sig@znyx.com
Organization: Canon Information Systems Research Australia
References: <BA93C316E26AD411BB270000E229CDAB06F68E@mail.computerboards.com>
Sender: owner-reflector@www.pcisig.com

Hi,

Can anyone explain how the test circuits/loads for the Tval measurement
were derived?

Robert

-- 
Robert Lindsell, Senior Hardware Engineer   |
robertl@research.canon.com.au
Canon Information Systems Research Australia| Phone: +61-2-9805-2876
PO Box 313 NORTH RYDE NSW 2113              | Fax:   +61-2-9805-2929

References:
- CPCI Mechanicals
  - From: Al Keyworth <Al.Keyworth@measurementcomputing.com>

Prev by Date: CPCI Mechanicals
Next by Date: PCI Bus Master DMA
Prev by thread: CPCI Mechanicals
Next by thread: PCI Bus Master DMA
Index(es):
- Date
- Thread