> I would appreciate if somebody can provide some idea on how this timing of > 3.8ns can be achieved if the PCI-X I/O pad delay itself is around 2.5ns ? If the output buffer delay is sufficiently constrained (doesn't have a huge range between min. and max. delays), then a PLL in the clock path might help. You can use the PLL to advance the internal clock.