[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Programmable BARS
Hello
I was thinking of using 6 memory BARS in an ASIC, and having the
capability to "map" each one these BARS to one of 8 possible application
memory targets. The number of BARS implemented and the memory area to
which the BARS are assigned will depend on the particular application of
the ASIC.
My question is: If I implement such a scheme, how does an external bus
master know which BARS correspond to what areas in my application? Since
the BARS are not fixed relative to one another, I cannot see how this
will work, if at all?
Is my scheme not valid or am I missing something?
Any help would be greatly appreciated.
James Murray