I have a question on the PCI spec. The spec says that "To prevent AD, C/BE#, and PAR signals from floating during reset, the central resource may drive these line during reset (bus parking) but only to a logic low level; they may not be driven high." What is the reason? What if these signals are toggled for a few micro seconds while the reset is active? Thanks in advance, Michael