Hello Page 223 of the PCI spec 2.2, states that for 66MHz, "It is required that the target initial latency not exceed 16 clocks" Does this imply that a Delayed transaction, initiated after/on a latency of 16 cycles in not allowed on 66MHz PCI? James