By the PCIX spec, 126.96.36.199, "the target drives all bits of the AD bus during
the clock in which it signals split response of a read transaction". Does it have to
drive the AD bus during the wait cycles between the turn-around cycle and the clock
in which it signals the split response?