[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Retry and Parity.

To: pci-sig@znyx.com
Subject: Retry and Parity.
From: "Nagesh K Vishnumurthy" <vnagesh@in.ibm.com>
Date: Wed, 31 Jul 2002 09:16:14 +0530
Resent-Date: Tue, 30 Jul 2002 21:03:07 -0700
Resent-From: pci-sig@znyx.com
Resent-Message-ID: <wk-uvB.A.r4F.H_1R9@electra>
Resent-Sender: pci-sig-request@znyx.com

Hi Everybody,

What should PERR# signal highlight in case of parity error for a Retry
situation on the bus? Suppose A master were to issue request and it gets
retried and the data never got transferred, but a parity error has occured
is it valid for us to assert PERR#?

Nagesh

Follow-Ups:
- Re: Retry and Parity.
  - From: Neal Palmer <neal@dinigroup.com>

Prev by Date: 64-bit on-board devices on 32-bit PCI bus
Next by Date: RE:Req64# bit
Prev by thread: RE: 64-bit on-board devices on 32-bit PCI bus
Next by thread: Re: Retry and Parity.
Index(es):
- Date
- Thread