[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
RE: Master abort in 21143
Hi,
Firstly, I can claim no knowledge of the Intel 21143.
However, a master abort occurs when no target claims the transaction out on
the bus -i.e. no assertion of devsel#. According to the spec (rev. 2.2.1)
"The master must that the target of the access is incapable of dealing with
the requested transaction or that the address was bad and must not repeat
the transaction."
Good luck,
Jim Wickenhiser
Hardware Design Engineer
Vicom Systems
www.vicom.com
-----Original Message-----
From: Chinna Srikanth [mailto:sk_chinna@yahoo.com]
Sent: Wednesday, August 14, 2002 5:59 PM
To: pci-sig@znyx.com
Subject: Master abort in 21143
Hi,
I am developing a driver for Intel 21143 based NIC. I
seem to initialize the 21143 properly and the NIC runs
well for sometime, but after that 21143 report a
master abort continuously and doesnot send/receive
data to/from the network.
I would like to know under what conditions do we get
a master abort and what action is to be taken when
that error is reported.
I would be really greatful if someone clarifies me
about this.
Thanks in advance
Rgds
Srikanth
=====
----------------------------------------------------------
E-mail : srikanth.chinna@alumnus.csa.iisc.ernet.in
HomePage: http://alumnus.csa.iisc.ernet.in/srikanth.chinna
Phone : +81-42-700-6881 (off)
+81-42-773-0227 (res)
Fax : +81-42-700-6886
__________________________________________________
Do You Yahoo!?
HotJobs - Search Thousands of New Jobs
http://www.hotjobs.com