[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
PCI IO Space
With reference to page 59 of the PCI-to-PCI Bridge Architecture Spec
(rev 1.1 18/12/98), about the ISA mode in Base/Limit address decoding,
it is state that if the ISA Enable bit in the Bridge Control register
affects addresses I/O range defined by the I/O base and limit registers
and int the first 64KB of PCI I/O Space (0000 0000h to 0000 FFFFh).
I am not clear though whether these first 64KB of I/O Space are to be
intended as the first 64KB of the space defined by the base/limit
registers, or if it is a different I/O address space.
Thanks to anyone who will answer,
Luca
--
+---------------------------------------------------------------+
| Luca RASTELLO +---_-----------+ |
| Consulting Engineer | c a d e n c e | |
| mailto:rastello@cadence.com +---------------+ |
+---------------------------------------------------------------+