



PCI-SIG ENGINEERING CHANGE NOTICE

TITLE:	DIM Interoperability
DATE:	September 12, 2003
AFFECTED DOCUMENT:	PCI-X Protocol Addendum, Revision 2.0a
SPONSOR:	Carl Jackson; Hewlett-Packard Company

Part I

1. Summary of the Functional Changes

Add Message Class 1 definition for Device ID Messages. Reference PCI Express Vendor-Defined Message and PCI-X Device ID Message interoperability rules contained in the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0.

2. Benefits as a Result of the Changes

New Message Class permits interoperability between PCI-X Device ID Messages and PCI Express Vendor-Defined Messages as defined in PCI Express to PCI/PCI-X Bridge 1.0.

3. Assessment of the Impact

No impact to current systems. Change enables new, optional functionality defined in PCI Express to PCI/PCI-X Bridge 1.0.

4. Analysis of the Hardware Implications

New hardware can choose to implement PCI-X Device ID Messages that are interoperable with PCI Express Vendor-Defined Messages.

5. Analysis of the Software Implications

No impact to existing software. New software may be required to enable new functionality.

Part II

Detailed Description of the change

Section 2.16.1, p.192 – modify Table 2-24 as follows:

Table 2-24: DIM Address Field Definitions

Field	Function								
...	...								
Message Class	Identifies one of 16 classes of message encoding.								
	<table><thead><tr><th><u>Class</u></th><th><u>Usage</u></th></tr></thead><tbody><tr><td>0</td><td>Vendor Defined. DIM Address bits 7-0 plus bits 63-32 (if a dual address cycle) are available for vendor definition</td></tr><tr><td><u>1</u></td><td><u>PCI Express Interoperable. Format defined in the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0</u></td></tr><tr><td>2-15</td><td>reserved</td></tr></tbody></table>	<u>Class</u>	<u>Usage</u>	0	Vendor Defined. DIM Address bits 7-0 plus bits 63-32 (if a dual address cycle) are available for vendor definition	<u>1</u>	<u>PCI Express Interoperable. Format defined in the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0</u>	2 -15	reserved
	<u>Class</u>	<u>Usage</u>							
	0	Vendor Defined. DIM Address bits 7-0 plus bits 63-32 (if a dual address cycle) are available for vendor definition							
<u>1</u>	<u>PCI Express Interoperable. Format defined in the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0</u>								
2 -15	reserved								
...	...								
...	...								

Add new Section 2.16.3.x, p.195 between existing Sections 2.16.3.1 & 2.16.3.2 as follows:

2.16.3.x. PCI Express Interoperable Message Class

Device ID Message Class 1 is used for vendor-defined device ID messages that are intended to be interoperable with PCI Express Vendor Defined Messages. The format of these messages is defined in the PCI Express to PCI/PCI-X Bridge Specification, Rev. 1.0.

<end>